积分商城

最新搜索： python 上位机 pcap02 原理图 quickpcb sprint-layout 6.0 2524TC
您现在的位置是：首页 > 技术资料 > IS61WV51216ALL系列高速8M位静态RAM的数据手册
推荐星级：
  • 1
  • 2
  • 3
  • 4
  • 5

IS61WV51216ALL系列高速8M位静态RAM的数据手册

更新时间：2019-12-03 08:28:58 大小：196K 上传用户：梦留香查看TA发布的资源 标签：静态ram 下载积分：2分 评价赚积分 （如何评价?） 打赏 收藏 评论(0) 举报

资料介绍

ISIS为61WV51216ALL/BLL和IS64WV51216BLL是高速8M位静态RAM，16位组成512K字。它是用ISSI的高性能CMOS工艺制造的。这种高度可靠的工艺与创新的电路设计技术相结合，产生了高性能和低功耗的器件。当CE为高（取消选择）时，器件采用待机模式，在该模式下，功耗可以通过CMOS输入电平降低。通过使用芯片使能和输出使能输入、CE和OE，可以方便地扩展存储器。活动低写入启用（WE）控制存储器的写入和读取。数据字节允许上字节（UB）和下字节（LB）访问该设备采用JEDEC标准44针TSOP II型和48针迷你BGA（9mm x 11mm）封装。

部分文件列表

文件名 大小
IS61WV51216ALL系列高速8M位静态RAM的数据手册.PDF 196K

【关注B站账户领20积分】

部分页面预览

（完整内容请下载后查看）
IS61WV51216ALL  
IS61WV51216BLL  
IS64WV51216BLL  
512K x 16 HIGH-SPEED ASYNCHRONOUS  
CMOS STATIC RAM WITH 3.3V SUPPLY  
OCTOBER2009  
FEATURES  
• High-speed access times:  
8, 10, 20 ns  
• High-performance, low-power CMOS process  
• Multiple center power and ground pins for greater  
noise immunity  
DESCRIPTION  
The ISSI IS61WV51216ALL/BLL and IS64WV51216BLL  
are high-speed, 8M-bit static RAMs organized as 512K  
words by 16 bits. It is fabricated using ISSI's high-perform-  
anceCMOStechnology.Thishighlyreliableprocesscoupled  
withinnovativecircuitdesigntechniques,yieldshigh-perfor-  
mance and low power consumption devices.  
• Easy memory expansion with CE and OE op-  
tions  
• CE power-down  
• Fully static operation: no clock or refresh  
required  
When CE is HIGH (deselected), the device assumes a  
standby mode at which the power dissipation can be  
reduced down with CMOS input levels.  
Easy memory expansion is provided by using Chip Enable  
and Output Enable inputs, CE and OE. The active LOW  
Write Enable (WE) controls both writing and reading of the  
memory. A data byte allows Upper Byte (UB) and Lower  
Byte (LB) access.  
• TTL compatible inputs and outputs  
• Single power supply  
VDD 1.65V to 2.2V (IS61WV51216ALL)  
speed = 20ns for VDD 1.65V to 2.2V  
VDD 2.4V to 3.6V (IS61/64WV51216BLL)  
speed = 10ns for VDD 2.4V to 3.6V  
speed = 8ns for VDD 3.3V + 5%  
• Packages available:  
The device is packaged in the JEDEC standard 44-pin  
TSOP Type II and 48-pin Mini BGA (9mm x 11mm).  
–
48-ball miniBGA (9mm x 11mm)  
– 44-pin TSOP (Type II)  
• Industrial and Automotive Temperature Support  
• Lead-free available  
• Data control for upper and lower bytes  
FUNCTIONAL BLOCK DIAGRAM  
512K x 16  
MEMORY ARRAY  
A0-A18  
DECODER  
VDD  
GND  
I/O0-I/O7  
Lower Byte  
I/O  
DATA  
COLUMN I/O  
CIRCUIT  
I/O8-I/O15  
Upper Byte  
CE  
OE  
WE  
CONTROL  
CIRCUIT  
UB  
LB  
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time  
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to  
obtain the latest version of this device specification before relying on any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. — www.issi.com  
1
Rev. F  
10/01/09  

相关下载

全部评论(0)

暂无评论
评论赚积分>>

上传资源 上传优质资源有赏金

热门标签

更多>>

最新上传

  • 打赏
  • 30日榜单

热门下载

资料专题

推荐下载

本站上的所有资源均为源于网上收集或者由用户自行上传，仅供学习和研究使用，无任何商业目的，版权归原作如有侵权，请 来信指出，本站将立即改正。

ICP许可证号：京ICP证070360号     21IC电子网 2000- 版权所有

京ICP备11013301号

京公网安备 11010802024343号