您现在的位置是:首页 > 手册 > 高速8通道buffer cd74hc541
推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

高速8通道buffer cd74hc541

更新时间:2019-09-26 09:51:22 大小:937K 上传用户:月如规查看TA发布的资源 标签:buffer 下载积分:2分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

高速8通道buffer cd74hc541   

部分文件列表

文件名 大小
cd74hc541.pdf 937K

部分页面预览

(完整内容请下载后查看)
CD54/74HC540, CD74HCT540,  
CD54/74HC541, CD54/74HCT541  
Data sheet acquired from Harris Semiconductor  
SCHS189C  
High-Speed CMOS Logic  
Octal Buffer and Line Drivers, Three-State  
January 1998 - Revised July 2004  
Features  
Description  
• ’HC540, CD74HCT540 . . . . . . . . . . . . . . . . . . . Inverting The ’HC540 and CD74HCT540 are Inverting Octal Buffers  
and Line Drivers with Three-State Outputs and the capability  
to drive 15 LSTTL loads. The ’HC541 and ’HCT541 are Non-  
• ’HC541, ’HCT541 . . . . . . . . . . . . . . . . . . . . . . Non-Inverting  
[ /Title  
(CD74  
HC540  
,
CD74  
HCT54  
0,  
CD74  
HC541  
,
CD74  
HCT54  
Inverting Octal Buffers and Line Drivers with Three-State Out-  
puts that can drive 15 LSTTL loads. The Output Enables  
(OE1) and (OE2) control the Three-State Outputs. If either  
OE1 or OE2 is HIGH the outputs will be in the high imped-  
ance state. For data output OE1 and OE2 both must be LOW.  
• Buffered Inputs  
• Three-State Outputs  
• Bus Line Driving Capability  
• Typical Propagation Delay = 9ns at V  
o
= 5V,  
CC  
Ordering Information  
C = 15pF, T = 25 C  
L
A
TEMP. RANGE  
o
• Fanout (Over Temperature Range)  
PART NUMBER  
CD54HC540F3A  
CD54HC541F3A  
CD54HCT541F3A  
CD74HC540E  
( C)  
PACKAGE  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld CERDIP  
20 Ld PDIP  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
CD74HC540M  
20 Ld SOIC  
20 Ld SOIC  
20 Ld PDIP  
CD74HC540M96  
CD74HC541E  
• HC Types  
- 2V to 6V Operation  
CD74HC541M  
20 Ld SOIC  
20 Ld SOIC  
20 Ld TSSOP  
20 Ld TSSOP  
20 Ld PDIP  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC541M96  
CD74HC541PW  
CD74HC541PWR  
CD74HCT540E  
CD74HCT540M  
CD74HCT540M96  
CD74HCT541E  
CD74HCT541M  
CD74HCT541M96  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
20 Ld SOIC  
20 Ld SOIC  
20 Ld PDIP  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
20 Ld SOIC  
20 Ld SOIC  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2004, Texas Instruments Incorporated  
1

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载