推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

一种高精度锁相环抖动测量电路设计

更新时间:2020-09-09 04:14:43 大小:5M 上传用户:六3无线电查看TA发布的资源 标签:锁相环测量电路 下载积分:2分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

锁相环作为数字和模拟电路中不可或缺的基本电路单元,其性能的稳定性在电路工作过程中尤为重要。基于欠采样的抖动测量电路是目前锁相环片上测试领域的研究热点。文中针对目前抖动测量方案存在的测量精度低和测量成分单一的问题,基于欠采样测量原理,设计了一种高精度锁相环抖动测量电路,能够实现周期抖动和长周期抖动的测量。在SMIC 40 nm LL工艺条件下,完成前后仿真:针对多组测试数据,得出周期抖动测量平均误差是2.81%,长周期抖动测量的平均误差是3.67%,电路面积为2448 μm^2,功耗为0.37 mW,满足设计需求。

The phase locked loop(PLL) is an indispensable basic circuit in analog and digital communication systems and the stability of performance is particularly important in the circuit work process. Theundersampling-based jitter measurement circuit is currently a research focus in the field of phase-lockedloop testing. This paper presents a jitter extraction technique based on edge alignment on the low accuracyand large measurement error of the existing jitter extraction methods for undersampling circuits,the idea ofedge alignment is applied to the measurement of periodic and long-period jitters. The simulation results onSMIC 40 nm LL show that the average error of the periodic jitter me...

部分文件列表

文件名 大小
一种高精度锁相环抖动测量电路设计.pdf 5M

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载