推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

超小封装mos管驱动器 HIP2103

更新时间:2019-09-26 10:08:06 大小:504K 上传用户:月如规查看TA发布的资源 标签:封装mos驱动器 下载积分:0分 评价赚积分 (如何评价?) 打赏 收藏 评论(3) 举报

资料介绍


超小封装mos管驱动器       

部分文件列表

文件名 大小
HIP2103.pdf 504K

部分页面预览

(完整内容请下载后查看)
60V, 1A/2A Peak, 1/2 Bridge Driver with 4V UVLO  
HIP2103, HIP2104  
The HIP2103 and HIP2104 are half bridge drivers designed for  
applications using DC motors, three-phase brushless DC  
motors, or other similar loads.  
Features  
• 60V maximum bootstrap supply voltage  
• 3.3V and 12V LDOs with dedicated enable pins (HIP2104)  
• 5µA sleep mode quiescent current  
Two inputs (HI and LI) are provided to independently control  
the high side driver (HO) and the low side driver (LO).  
Furthermore, the two inputs can be configured to  
enable/disable the device, thus lowering the number of  
connections to a microcontroller and lowering costs.  
• 4V undervoltage lockout  
• 3.3V or 5V CMOS compatible inputs with hysteresis  
• Integrated bootstrap FET (replaces traditional boot strap diode)  
Applications  
The very low IDD bias current in the Sleep Mode prevents  
battery drain when the device is not in use, thus eliminating  
the need for an external switch to disconnect the driver from  
the battery.  
• Half bridge, full bridge and BLDC motor drives  
(see Figures 21, 22, 23)  
• UPS and inverters  
A fail-safe mechanism is included to improve system reliability  
and to minimize the possibility of catastrophic bridge failures  
due to controller malfunction. Internal logic prevents both  
outputs from turning on simultaneously when HI and LI are  
both high simultaneously. Dead-time is still required on the  
rising edge of the HI (or LI) input when the LI (or HI) input  
transitions low.  
• Class-D amplifiers  
• Any switch mode power circuit requiring a half bridge driver  
iterature  
“HIP2103, HIP2104 Evaluation Board User’s Guide”  
103, HIP2104 3-phase, Full or Half Bridge  
Motor Drive”  
Integrated pull-down resistors on all of the inputs (LI, HI, VDen  
and VCen) reduces the need for external resistors. An active  
low resistance pull-down on the LO output ensures that the low  
side bridge FET remains off during the Sleep Mode or when  
VDD is below the undervoltage lockout (UVLO) threshold.  
The HIP2104 has a 12V linear regulator and a 3.3V linear  
regulator with separate enable pins. The 12V regulator  
provides internal bias for VDD and the 3.3V regulator provides  
bias for an external microcontroller (and/or other low voltage  
ICs), thus eliminating the need for discrete LDOs or DC/DC  
converters.  
The HIP2103 is available in a 3x3mm, 8 Ld TDFN package and  
the HIP2104 is available in a 4x4mm, 12 Ld DFN package.  
FIGURE 1. TYPICAL FULL BRIDGE APPLICATION  
FIGURE 2. HIP2104 SHUTDOWN CURRENT vs V  
BAT  
November 27, 2013  
FN8276.0  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas LLC 2013. All Rights Reserved  
Intersil (and design) is a trademark owned by Intersil Corporation or one of its subsidiaries.  
All other trademarks mentioned are the property of their respective owners.  
1

全部评论(3)

  • 2022-03-09 14:39:32杨义

    资料不错

  • 2019-09-26 13:22:49suowangmo

  • 2019-09-26 13:01:02一麦

    还不错

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载