推荐星级：
- 1
- 2
- 3
- 4
- 5
PWM 控制器 FPGA设计verilog源码
资料介绍
PWM 控制器 FPGA设计verilog源码
部分文件列表
| 文件名 | 文件大小 | 修改时间 |
| PWM/Project/PWM/assert.log | 1KB | 2007-09-25 08:48:12 |
| PWM/Project/PWM/PWM.prj | 8KB | 2007-12-17 16:07:16 |
| PWM/Project/PWM/constraint/pwm_top.pdc | 1KB | 2007-10-15 12:31:22 |
| PWM/Project/PWM/constraint/top_sdc.sdc | 1KB | 2007-09-25 15:19:08 |
| PWM/Project/PWM/designer/impl1/control.adb | 70KB | 2007-09-25 08:35:34 |
| PWM/Project/PWM/designer/impl1/control.ide_des | 1KB | 2007-09-25 08:48:30 |
| PWM/Project/PWM/designer/impl1/control.tcl | 1KB | 2007-09-25 08:35:30 |
| PWM/Project/PWM/designer/impl1/designer.log | 9KB | 2007-10-15 14:40:24 |
| PWM/Project/PWM/designer/impl1/designer_genhdl.log | 8KB | 2007-09-25 15:36:04 |
| PWM/Project/PWM/designer/impl1/designer_gen_ba.log | 1KB | 2007-09-25 16:10:48 |
| PWM/Project/PWM/designer/impl1/top.adb | 452KB | 2007-10-15 14:40:20 |
| ... | ||
全部评论(0)