推荐星级：
- 1
- 2
- 3
- 4
- 5
PWM_moto_ctrl 控制器 FPGA设计verilog源码
资料介绍
PWM_moto_ctrl 控制器 FPGA设计verilog源码
部分文件列表
| 文件名 | 文件大小 | 修改时间 |
| PWM_moto_ctrl/modelsim/exp4.6.cr.mti | 1KB | 2006-05-24 14:56:28 |
| PWM_moto_ctrl/modelsim/exp4.6.mpf | 20KB | 2006-05-17 15:22:26 |
| PWM_moto_ctrl/modelsim/pwm.v | 3KB | 2006-05-17 15:06:28 |
| PWM_moto_ctrl/modelsim/pwm_TB.v | 1KB | 2006-05-17 11:03:10 |
| PWM_moto_ctrl/modelsim/vsim.wlf | 32KB | 2006-05-17 15:22:24 |
| PWM_moto_ctrl/modelsim/work/_info | 1KB | 2006-05-17 15:18:08 |
| PWM_moto_ctrl/modelsim/work/pwm/verilog.asm | 10KB | 2006-05-17 15:18:08 |
| PWM_moto_ctrl/modelsim/work/pwm/_primary.dat | 1KB | 2006-05-17 15:18:08 |
| PWM_moto_ctrl/modelsim/work/pwm/_primary.vhd | 1KB | 2006-05-17 15:18:08 |
| PWM_moto_ctrl/modelsim/work/pwm_tb/verilog.asm | 6KB | 2006-05-17 15:18:08 |
| PWM_moto_ctrl/modelsim/work/pwm_tb/_primary.dat | 1KB | 2006-05-17 15:18:08 |
| ... | ||
全部评论(0)