推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

基于CPCI与LPC总线的主板BIT设计

更新时间:2020-05-21 05:42:20 大小:317K 上传用户:守着阳光1985查看TA发布的资源 标签:cpcilpc总线 下载积分:5分 评价赚积分 (如何评价?) 收藏 评论(0) 举报

资料介绍

为提高CPCI计算机设备的可靠性,准确地定位故障,减少设备的维修时间,在原计算机主板的基础上,提出了基于CPCI总线及LPC总线的故障检测卡。以故障检测和定位为目标,兼顾设备的扩展性和易用性,建立以CPLD为控制芯片,采用VHDL硬件描述语言,实现对计算机主板进行故障检测和定位的功能卡。详细介绍了BIT(built in test)卡的原理和软、硬件设计,并给出了仿真结果。仿真实验结果表明,整个设计安全可靠,移植性好,可为计算机的主板设计提供参考。

To improve the reliability of CPCI computer devices, the errors are reported exactly and the repairing hour is reduced. The failure detecting card based on CPCI and LPC bus is proposed. To detect and locate the errors, considering the expansibility and con- venience, a card based on CPLD and VHDL is designed, which can detect and locate the failure of mainboard. The hardware and software design of the BIT card and the working principle are described in detail, also the result of simulation is given. The BIT card runs well in test, and it has good security and high liability, can be referenced in the design of computer' s mainboard.

部分文件列表

文件名 大小
基于CPCI与LPC总线的主板BIT设计.pdf 317K

全部评论(0)

暂无评论