积分商城

最新搜索： 《供配电系统设计规范》 GB50052 modbus KF32A151 路径规划 hmc618a 傅里叶变换
您现在的位置是：首页 > 技术资料 > 如何采用SystemVerilog来改善基于FPGA的ASIC原型
推荐星级：
  • 1
  • 2
  • 3
  • 4
  • 5

如何采用SystemVerilog来改善基于FPGA的ASIC原型

更新时间：2019-09-13 22:00:43 大小：1M 上传用户：sun2152查看TA发布的资源 标签：systemverilogfpga 下载积分：1分 评价赚积分 （如何评价?） 打赏 收藏 评论(0) 举报

资料介绍

However, creating an ASIC is a high-investment proposition with development costs approaching $20M for a 90 nm ASIC/SoC design and expected to top $40M for a 45 nm SoC. Thus, increasingly, only a high-volume product can afford an ASIC.

Besides the increase in mask-set cost, total development cost is also increasing due to the reduced probability of getting the design right the first time. As design complexity continues to increase, surveys have shown that only about a third of today's SoC designs are bug-free in first silicon, and nearly half of all respins are reported as being caused by functional logic error(s). As a result, verification managers are now exploring ways to strengthen their functional verification methodologies.

Before starting on a true ASIC design, to demonstrate that concepts aresound and that designs can be implemented,a lower-cost method of using FPGAs to prototype ASIC designs as part of an ASIC verification methodology has been growing in popularity.


部分文件列表

文件名 大小
如何采用SystemVerilog来改善基于FPGA的ASIC原型.pdf 1M

【关注B站账户领20积分】

部分页面预览

（完整内容请下载后查看）

相关下载

全部评论(0)

暂无评论
评论赚积分>>

上传资源 上传优质资源有赏金

热门标签

更多>>

最新上传

  • 打赏
  • 30日榜单

热门下载

资料专题

推荐下载

本站上的所有资源均为源于网上收集或者由用户自行上传，仅供学习和研究使用，无任何商业目的，版权归原作如有侵权，请 来信指出，本站将立即改正。

ICP许可证号：京ICP证070360号     21IC电子网 2000- 版权所有

京ICP备11013301号

京公网安备 11010802024343号