推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

基于Verilog的双读数头光栅尺测量控制电路设计

更新时间:2020-10-27 23:14:06 大小:2M 上传用户:zhengdai查看TA发布的资源 标签:verilog 下载积分:2分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

为了达到低成本实现高精度大长度光栅尺测量的目的,笔者使用FPGA设计一个精度高、反应迅速的BiSS通讯的双读数头绝对式光栅尺测量控制电路。首先,通过对BiSS通讯协议原理与双读数头测量原理的研究,笔者在QUARTUSⅡ软件开发平台上使用VerilogHDL语言来完成各个模块的描述、编译,然后在第三方仿真工具Modelsim中对其进行调试与模拟仿真实验。仿真实验结果证明,系统可实现100kHz的传输速率,数据最大延时为41ns,接收及计算数据正确,工作状态稳定、良好,达到了设计要求,实现了高精度大长度光栅尺测量的目标。

In order to achieve the goal of high precision and large length grating ruler measurement at low cost, a double reading head absolute grating ruler measurement and control circuit with high precision and quick response is designed by using FPGA. Firstly, through the research on the principle of BiSS communication protocol and double reading head measurement, the description and compilation of each module are completed by using Verilog HDL language on QUARTUS Ⅱ software development platform. Finally, the debugging and simulation experiments are carried out in the third-party simulation tool Modelsim. The simulation results show that the system can realize the transmission rate of 100 kHz, the maximum delay of data is 41 ns, the receiving and calculating data are correct, the working state is stable and good, the design requirements are met, and the high precision and long grating ruler measurement is realized.

部分文件列表

文件名 大小
基于Verilog的双读数头光栅尺测量控制电路设计.pdf 2M

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载