推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

基于FPGA的位同步电路设计

更新时间:2020-07-16 01:52:34 大小:508K 上传用户:zhiyao6查看TA发布的资源 标签:fpga电路 下载积分:5分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

在基于FPGA的自同步实现中,应用数字锁相技术,从接收的比特流中快速提取同步脉冲以正确采样输入码元。该方案以相位计数器为基础,采用相位分段调整方法,对鉴相结果进行分类,并据此快速调整相位计数值,最终生成同步脉冲。采用Xilinx FPGA实现位同步电路,并结合仿真波形分析电路工作过程。结果表明,该电路占用资源少,同步速度快,并且能容忍一定程度的输入码元抖动,所设计电路能稳定地工作在实际通信链路中。

In the implementation of self-synchronization based on FPGA,the digital phase lock technology is applied to rapidly extracting the synchronous pulse from the received bit stream to sample the input code element correctly. The phase segmentation adjustment approach is used in the scheme based on phase counter to classify the phase discrimination results,by which the phase count value is quickly adjusted to generate the synchronous pulse. The bit synchronization circuit is implemented on Xilinx FPGA,and its working process is analyzed in combination with simulation waveform. The simulation results show that the circuit has few resources occupation and fast synchronous speed,and can tolerate the input node element shaking to some extent. The ...

部分文件列表

文件名 大小
基于FPGA的位同步电路设计.pdf 508K

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载