推荐星级:
- 1
- 2
- 3
- 4
- 5
FPGA实现DDS,f=90kHZ~5MHZ范围
资料介绍
FPGA实现DDS,f=90kHZ~5MHZ范围 FPGA实现DDS,f=90kHZ~5MHZ范围
部分文件列表
文件名 | 文件大小 | 修改时间 |
dds/cos.mif | 6KB | 2009-05-08 23:36:20 |
dds/db/altsyncram_05p3.tdf | 3KB | 2009-05-04 21:57:54 |
dds/db/altsyncram_0hq1.tdf | 46KB | 2009-05-04 22:16:30 |
dds/db/altsyncram_4hq1.tdf | 95KB | 2009-05-04 22:13:18 |
dds/db/altsyncram_5h11.tdf | 12KB | 2009-05-08 23:20:26 |
dds/db/altsyncram_ceq1.tdf | 46KB | 2009-05-04 21:57:54 |
dds/db/altsyncram_k7p3.tdf | 3KB | 2009-05-04 22:16:30 |
dds/db/altsyncram_m121.tdf | 12KB | 2009-05-04 21:29:06 |
dds/db/altsyncram_o7p3.tdf | 3KB | 2009-05-04 22:13:18 |
dds/db/cntr_0ci.tdf | 4KB | 2009-05-04 22:13:22 |
dds/db/cntr_2ci.tdf | 4KB | 2009-05-04 21:57:56 |
... |
全部评论(0)