推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

Using Verilog to Create CPLD Designs

更新时间:2017-01-10 19:21:04 大小:377K 上传用户:hzwit查看TA发布的资源 标签:xilinxcpld 下载积分:1分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

This Application Note covers the basics of how to use Verilog as applied to Complex Programmable Logic Devices. Various combinational logic circuit examples, such as multiplexers, decoders, encoders, comparators and adders are provided. Synchronous logic circuit examples, such as counters and state machines are also provided.

部分文件列表

文件名 大小
Using Verilog to Create CPLD Designs.pdf 377K

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载