推荐星级:
- 1
- 2
- 3
- 4
- 5
Spartan-6 FPGA用mig生成DDR2接口的IP核.zip
资料介绍
Spartan-6 FPGA用mig生成DDR2接口的IP核.zip
部分文件列表
文件名 | 大小 |
mig_v3_5/example_design/par/example_top.bit | |
mig_v3_5/example_design/par/example_top.cdc | |
mig_v3_5/example_design/par/example_top.ucf | |
mig_v3_5/example_design/rtl/example_top.v | |
mig_v3_5/example_design/rtl/mcb_raw_wrapper.v | |
mig_v3_5/example_design/rtl/memc3_tb_top.v | |
readme.txt | 3KB |
ready_for_download/example_top.bit | |
ready_for_download/make_download_files.bat | |
ready_for_download/sp601_12.2.cpj | |
sp601_mig_prebuilt_example_design/mig_v3_5.gise | 1KB |
... |
相关下载
- 华为模块电源管理设计指导-(V100R001_02 Chi...
- 华为LGA模块PCB设计指导_V2.0_20150126.pdf
- HUAWEI Module USB Interface Descriptor Gui...
- HUAWEI ME909s-821 LTE LGA模块硬件指南V100R...
- HUAWEI ME909s-821 LTE LGA Module Acceptanc...
- HUAWEI 30 mm x 30 mm LGA Module Hardware M...
- HUAWEI 30 mm x 30 mm LGA Module Developmen...
- Altium_Designer_规则设置三例.pdf
- STM32F407产品技术培训-DSP库及其例程
- STM32F407产品技术培训-2.浮点单元.pdf
全部评论(0)