积分商城

最新搜索： 8051 ip C8051F310 STM32Cube高效开发教程 基础篇 萝莉遥控 多旋翼 英飞凌 PROFET™ +简介
您现在的位置是：首页 > 手册 > ALTERA MAX5 CPLD 硬件技术手册
推荐星级：
  • 1
  • 2
  • 3
  • 4
  • 5

ALTERA MAX5 CPLD 硬件技术手册

更新时间：2020-06-29 07:44:44 大小：4M 上传用户：xzxbybd查看TA发布的资源 标签：alteramax5cpld硬件 下载积分：2分 评价赚积分 （如何评价?） 打赏 收藏 评论(1) 举报

资料介绍

The MAX® V family of low cost and low power CPLDs offer more density and I/Os

per footprint versus other CPLDs. Ranging in density from 40 to 2,210 logic elements

(LEs) (32 to 1,700 equivalent macrocells) and up to 271 I/Os, MAX V devices provide

programmable solutions for applications such as I/O expansion, bus and protocol

bridging, power monitoring and control, FPGA configuration, and analog IC

interface.

MAX V devices feature on-chip flash storage, internal oscillator, and memory

functionality. With up to 50% lower total power versus other CPLDs and requiring as

few as one power supply, MAX V CPLDs can help you meet your low power design

requirement.

Feature Summary

The following list summarizes the MAX V device family features:

■ Low-cost, low-power, and non-volatile CPLD architecture

■ Instant-on (0.5 ms or less) configuration time

■ Standby current as low as 25 μA and fast power-down/reset operation

■ Fast propagation delay and clock-to-output times

■ Internal oscillator

■ Emulated RSDS output support with a data rate of up to 200 Mbps

■ Emulated LVDS output support with a data rate of up to 304 Mbps

■ Four global clocks with two clocks available per logic array block (LAB)

■ User flash memory block up to 8 Kbits for non-volatile storage with up to 1000

read/write cycles

■ Single 1.8-V external supply for device core

■ MultiVolt I/O interface supporting 3.3-V, 2.5-V, 1.8-V, 1.5-V, and 1.2-V logic levels

■ Bus-friendly architecture including programmable slew rate, drive strength,

bus-hold, and programmable pull-up resistors

■ Schmitt triggers enabling noise tolerant inputs (programmable per pin)

I/Os are fully compliant with the PCI-SIG® PCI Local Bus Specification, revision

2.2 for 3.3-V operation

■ Hot-socket compliant

■ Built-in JTAG BST circuitry compliant with IEEE Std. 1149.1-1990

Table 1–1 lists the MAX V family features.


部分文件列表

文件名 大小
max5_handbook.pdf 4M

【关注视频号领20积分】   【关注公众号立即送20积分】

相关下载

全部评论(1)

评论赚积分>>

上传资源 上传优质资源有赏金

热门标签

更多>>

最新上传

  • 打赏
  • 30日榜单

热门下载

推荐下载

本站上的所有资源均为源于网上收集或者由用户自行上传，仅供学习和研究使用，无任何商业目的，版权归原作如有侵权，请 来信指出，本站将立即改正。

ICP许可证号：京ICP证070360号     21IC电子网 2000- 版权所有

京ICP备11013301号

京公网安备 11010802024343号