推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

基于逻辑时序优化的电容测压器采样电路

更新时间:2020-08-15 08:25:05 大小:239K 上传用户:songhuahua查看TA发布的资源 标签:时序优化电容采样 下载积分:5分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

针对目前采用专用集成芯片PS021的电容式压力测试系统以及利用施密特反相器构成的振荡型电容测量电路体积大、功耗高、逻辑时序较为复杂的问题,设计了基于逻辑时序优化的电容测压器采样电路.该电路由电压比较器、与非门以及电压跟随器代替了恒流源、标准电容和差分放大器,电路本身只需一个100kHz的逻辑方波信号,电路逻辑时序得到极大简化.通过计算,测试系统测量范围0~600MPa,灵敏度达到0.096 pF/Mpa,验证了采样电路的可行性.

Capacitance pressure test system using special integrated chip of PS021 and Schmitt inverter mode ca- pacitance measurement circuit have problems of large volume, high power consumption and more complex logic sequence. A capacitance voltage sampling circuit based on logical sequence optimization was proposed. The cir- cuit consisted of a voltage comparator, nand gate and voltage follower instead of a constant current source, standard capacitance and differential amplifier, the circuit itself only needed a 100 k logic square wave signal, and the circuit logic sequence was greatly simplified. By calculating, the test system measurement range was 0h 600 MPa, sensitivity was to 0. 096 pF/Mpa, the feasibility of the sampling cir...

部分文件列表

文件名 大小
基于逻辑时序优化的电容测压器采样电路.pdf 239K

【关注B站账户领20积分】

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载