推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

基于FPGA高速线阵CCD的驱动电路设计

更新时间:2020-08-08 10:14:38 大小:492K 上传用户:xiaohei1810查看TA发布的资源 标签:fpgaccd驱动电路 下载积分:5分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

线阵CCD的驱动电路设计是决定CCD成像质量的关键技术之一。在对TCDl706D线阵CCD驱动时序分析的基础上,利用FPGA实现了线阵CCD的工作频率为10MHz的驱动电路设计。利用QuartusII软件自带的PLLIP核生成系统工作频率,通过Verilog语言对硬件电路进行描述,采用Moore有限状态机实现驱动信号之间的相位关系。通过QuartusII软件平台,对设计的时序电路进行仿真,并在示波器中显示了直径为0.16mm的漆包线的成像波形。实验结果表明,该方法能够满足TCDl706D线阵CCD工作频率为10MHz的要求。

The design of the driving circuit of the linear array CCD is one of the crucial technology which determines the imaging quality. Based on the analysis of the driving schedule of the TCD1706D linear array CCD, the design of the driving circuit of the linear array CCD whose operating frequency is 10 MHz is achieved by utilizing FPGA. In the whole process, operating fre- quency is generated by utilizing the phase-locked loop coming with Quartus II; hardware circuit is depicted by using Verilog lan- guage; phase relation among the driving signal is achieved by adopting the Moore finite state machine. The result of the test, which simulates the designed driving schedule in Quartus...

部分文件列表

文件名 大小
基于FPGA高速线阵CCD的驱动电路设计.pdf 492K

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载