您现在的位置是:首页 > 手册 > DDR_PHY_Interface_Specification
推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

DDR_PHY_Interface_Specification

更新时间:2024-07-22 09:04:16 大小:926K 上传用户:lhcnewlife查看TA发布的资源 标签:ddr 下载积分:2分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

The DDR PHY Interface (DFI) is an interface protocol that defines the connectivity between a DDR memory controller (MC) and a DDR physical interface (PHY) for DDR1, LPDDR1, DDR2, LPDDR2 and DDR3 memory devices. The protocol defines the signals, signal relationships, and timing parameters required to transfer control information and data to and from the DRAM devices over the DFI. This interface does not encompass all of the features of the MC or the PHY, nor does it put any restrictions on how the PHY or the MC interface to other aspects of the system such as DFT, other system calibration capabilities, or other signals that may exist between the MC and the PHY for a particular implementation. 

部分文件列表

文件名 大小
DDR_PHY_Interface_Specification_v2_1_1.pdf 926K

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载