您现在的位置是:首页 > 手册 > Cyclone V Device Overview
推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

Cyclone V Device Overview

更新时间:2020-06-29 07:43:07 大小:724K 上传用户:xzxbybd查看TA发布的资源 标签:cyclone V 下载积分:1分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

The Cyclone® V devices are designed to simultaneously accommodate the shrinking power consumption,

cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and

cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for

applications in the industrial, wireless and wireline, military, and automotive markets.

Related Information

Cyclone V Device Handbook: Known Issues

Lists the planned updates to the Cyclone V Device Handbook chapters.


Advantage Supporting Feature

• Built on TSMC's 28 nm low-power (28LP) process technology and includes

an abundance of hard intellectual property (IP) blocks

• Up to 40% lower power consumption than the previous generation device

Lower power consumption

• 8-input adaptive logic module (ALM)

• Up to 13.59 megabits (Mb) of embedded memory

• Variable-precision digital signal processing (DSP) blocks

Improved logic integration and

differentiation capabilities

• 3.125 gigabits per second (Gbps) and 6.144 Gbps transceivers

• Hard memory controllers

Increased bandwidth capacity

• Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard

IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC) FPGA

• Supports over 128 Gbps peak bandwidth with integrated data coherency

between the processor and the FPGA fabric

Hard processor system (HPS)

with integrated ARM®

Cortex™-A9MPCoreprocessor

• Requires only two core voltages to operate

• Available in low-cost wirebond packaging

• Includes innovative features such as Configuration via Protocol (CvP) and

partial reconfiguration


部分文件列表

文件名 大小
Cyclone_V_Device_Overview.pdf 724K

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载