您现在的位置是:首页 > 源码 > Verilog model for QDRII
推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

Verilog model for QDRII

更新时间:2014-10-14 16:59:59 大小:10K 上传用户:tiida查看TA发布的资源 标签:verilog 下载积分:2分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

*************************** Cypress Semiconductor MID Applications Verilog model for QDRII+ burst of 4, x18, 2.5 cycle latency (CY7C2563KV18) Created: September 18, 2009 Rev: 2.0 Revision history: 2.0 : New Model *************************** This is the verilog model for the QDRII+ burst of 4, x18, 2.5 cycle latency device (CY7C2563KV18) along with the testbench and test vectors. Contact www.cypress.com/support if you have any questions. *************************** This directory has 4 files, including this readme. 1)CY7C2563KV18.v -> Verilog model for the QDRII+ burst of 4, x18, 2.5 cycle latency 2)qdr2_vectors.txt -> Test Vector File used for testing the verilog model 3)qdr2plus_b4_72m_x18_lat25_tb.v -> Test bench used for testing the verilog model ***************************

部分文件列表

文件名大小
readme.txt1KB
CY7C2263KV18.v31KB
qdr2_vectors.txt8KB
qdr2plus_b4_36m_x18_lat25_tb.v3KB

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载