推荐星级：
- 1
- 2
- 3
- 4
- 5
ALTERA IP核设计手册
资料介绍
Altera FPGA IP核设计手册 欢迎下载学习
部分文件列表
| 文件名 | 大小 |
| Altera_IP.pdf | 846K |
部分页面预览
（完整内容请下载后查看）AN 320: Using Intel® FPGA IP
Evaluation Mode
Updated for Intel® Quartus® Prime Design Suite: 17.1
AN-320 | 2018.10.22
Latest document on the web: |
Contents
Contents
1. AN 320: Using Intel® FPGA IP Evaluation Mode.............................................................. 3
1.1. Intel FPGA IP Evaluation Modes............................................................................... 3
1.2. Viewing IP Core License Status................................................................................4
1.3. Intel FPGA IP Evaluation Mode Messages.................................................................. 6
1.4. Licensing Intel FPGA IP Cores .................................................................................6
1.5. Evaluation Period Timeout Indicator......................................................................... 6
1.6. Disable Intel FPGA IP Evaluation Mode......................................................................7
1.7. Using Intel FPGA IP Evaluation Mode in Teams (Intel Quartus Prime Standard Edition).... 8
1.8. Using Intel FPGA IP Evaluation Mode Document Revision History..................................9
AN 320: Using Intel® FPGA IP Evaluation Mode
2
全部评论(0)