推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

一种新的加法器进位旁路电路

更新时间:2020-10-04 08:46:42 大小:311K 上传用户:songhuahua查看TA发布的资源 标签:加法器 下载积分:2分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

从逻辑关系上优化了进位旁路加法器中的进位旁路电路,并采用差分串联电压开关传输门(DCVSPG)逻辑电路实现。该方法解决了传统静态曼彻斯特链进位旁路电路的逻辑冲突问题,又避免了动态曼彻斯特链进位旁路电路在预充阶段的延迟和功耗开销。DCVSPG逻辑进位旁路比静态曼彻斯特链进位旁路和动态曼彻斯特链进位旁路分别节省了25%和9%的面积开销。在TSMC的0.25μm工艺,2.5V电压下,DCVSPG逻辑进位旁路的延迟比静态曼彻斯特链进位旁路和动态曼彻斯特链进位旁路分别降低了8%和63%,同时DCVSPG逻辑进位旁路的功耗比它们分别降低了86%和49%。

The logic of carry bypass in adder has been optimized,which can be implemented using differential cascade voltage switch with pass-gate(DCVSPG) s method solves the problem of logic conflict in static Manchester carry bypass circuit and eliminates the cost of delay and power in charge stage of dynamic Manchester carry bypass area cost of DCVSPG logic carry bypass circuit is decreased by 25% and 9% compared with static Manchester and dynamic Manchester 0.25μm process of TSMC and 2.5V voltage,the delay of DCVSPG logic carry bypass circuit is lower than that of static Manchester and dynamic Manchester by 8% and 63% respectively,while ...

部分文件列表

文件名 大小
一种新的加法器进位旁路电路.pdf 311K

【关注B站账户领20积分】

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载