您现在的位置是:首页 > 教程 > FPGA and ISE14.7基础教程
推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

FPGA and ISE14.7基础教程

更新时间:2020-03-08 12:28:39 大小:4M 上传用户:xuzhen1查看TA发布的资源 标签:fpga 下载积分:1分 评价赚积分 (如何评价?) 打赏 收藏 评论(1) 举报

资料介绍

基于ISE14.7的FPGA基础教程

CONTENT x What is the FPGA FPGA design flow x Project environment: ISE 14.7

x Verilog examples x Functional simulation x Program and debug

Functional description Reference to hw spec. & FPGA spec.

Design input Schematic or HDL(RTL)

Pin assignment Planner or TCL script Synthesis Output gate-level netlist based on some kind of FPGA Logical description to specific devices Place & route Download and verify

Three key verification points for FPGA implementation Behavioral simulation Post-place & route static timing analysis Download and verify in circuit Post-synthesis gate-level simulation and post-place & route timing simulations can be done for production sign off Post-place & route timing simulations are also often done to verify board- and system-level timing.

PROJECT FILES-(*.V)

模块开始和结束(figure 1)

变量声明(figure 2)

数据流语句

低层模块实例(figure3)

行为描述块

任务和函数

Purpose:

Less space

Higher sanitary

Easy to analyze and debug

Easy to read and understand

Portability


部分文件列表

文件名 大小
FPGAandISE14.7基础教程.pdf 4M

全部评论(1)

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载