推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

一种E1时钟数据恢复电路的设计

更新时间:2020-06-19 01:10:16 大小:381K 上传用户:zhiyao6查看TA发布的资源 标签:数据恢复 下载积分:5分 评价赚积分 (如何评价?) 打赏 收藏 评论(0) 举报

资料介绍

针对E1数据的时钟数据恢复问题,设计一种基于小数分频且有环路滤波功能的数控振荡器(DigitallyControlled Oscillator,DCO),给出一种新的全数字锁相环(All Digital Phase-Locked Loop,ADPLL)实现方案,将数字环路滤波器(Digital Loop Filter,DLF)和DCO集成到一个模块,从而实现一种E1时钟数据恢复(Clock Data Re-covery,CDR)电路。经过对比可知,新方案比传统ADPLL实现方案的电路集成度更高。理论分析显示,新方案电路性能可靠。

For the problem of E1 clock data recovery, a kind of Digitally Controlled Oscillator (DCO), which has loop filtering function based on fractional frequency dividing, is presented. Then it gives a new kind of All Digital Phase-Locked Loop(ADPLL) implemention scheme. On the basis of this scheme, a kind of E1 Clock Data Reeovery(CDR) circuit is implemented. Com- pared with traditional ADPLL implemention scheme, the scheme presented integrates Digital Loop Filter (DLF) and DCO together, thus the integration of the circuit becomes higher. The mathematical analysis to the circuit performance proves that the design can reliably recover the data and clock from E1 data received.

部分文件列表

文件名 大小
一种E1时钟数据恢复电路的设计.pdf 381K

【关注B站账户领20积分】

全部评论(0)

暂无评论

上传资源 上传优质资源有赏金

  • 打赏
  • 30日榜单

推荐下载