推荐星级:
  • 1
  • 2
  • 3
  • 4
  • 5

cadence详细教程(模拟电路).

更新时间:2019-08-16 12:00:50 大小:4M 上传用户:sun2152查看TA发布的资源 标签:cadence 下载积分:1分 评价赚积分 (如何评价?) 收藏 评论(0) 举报

资料介绍

Lab 1 Cadence系统环境设置与基本操作

1.实验目的

熟悉Cadence系统环境

了解CIW窗口的功能

掌握基本操作方法

2.实验原理

系统启动

Cadence系统包含有许多工具(或模块),不同工具在启动时所需的 License不同,故而启动方法各异。一般情况下涉及到的启动方式主要有以下几种,本实验系统所用到的有 icms、icfb、layoutPlus等。

①前端启动命令:

CIW窗口

Cadence系统启动后,自动弹出“what's New”.窗口和命令解释窗口CIW

(Command Interpreter Window)。在“what's New.”窗口中,可以看到本实验系统采用的5.0.33版本相对以前版本的一些优点和改进,选择File>close关闭此窗口。CIW窗口如图1.1所示。


部分文件列表

文件名 大小
cadence详细教程(模拟电路).pdf 4M

部分页面预览

(完整内容请下载后查看)
目 录  
················································ 2  
1.  
Cadence 系统编辑环境  
·······························  
实验 1Cadence系统编辑环境设置与基本操作  
2
········································· 8  
2. 电路图设计工具- Schematic  
···············································  
实验 2:二与非门电路原理图设计  
8
·········································  
实验 3混合集成电路原理图设计  
14  
···················································· 18  
3. 电路仿真工具- ADE  
···························································  
实验 4ADE 环境设置  
18  
实验 5分放大器电路仿真 ···················································· 23  
·····································  
30  
4. 版图设计工具- Layout Editor  
实验 6Layout Editor 环境设················································· 30  
·······················································  
实验 7MOS 管版图设计  
实验 8BJT 管版图设计  
35  
38  
42  
46  
53  
·························································  
·················································  
实验 9CMOS 反相器版图设计  
························································  
实验 10Pcells版图设计  
··········································  
实验 11pk44chip 芯片版图综合设计  
····················································  
5. 版图验证工具- Diva  
57  
·······························································  
·······························································  
·······························································  
实验 12:版图验证  
实验 13:版图识别  
实验 14:版图改错  
57  
66  
71  
·································································· 73  
6. 设计性实验  
·························································  
实验 15RS触发器设计  
实验 16:静态存储器设计  
实验 17:三态与非门设计  
实验 18:基准电压源设计  
73  
76  
79  
81  
·······················································  
·······················································  
·······················································  
实验 19CMOS 放大器设计 ····················································· 83  
·····························································  
实验 20或门设计  
84  

全部评论(0)

暂无评论